PCI/PXI-6232 Specifications





Datasheet

PCI/PXI-6232 Specifications

	_		1	_		L _
	\cap	n	T	$\boldsymbol{\Box}$	n	ts
\sim	v		·	_		L

ntroduction	-
atroduction	٠.
10.000001011	J



Introduction

The following specifications are typical at 25 °C, unless otherwise noted. For more information about the NI 6232, refer to the NI 6232/6233 User Manual available from ni.com/manuals.

Analog Input

Number of channels	8 differential or 16 single ended			
Channel type	Voltage input			
Ground reference	AI GND			
ADC resolution	16 bits			
DNL	No missing codes guaranteed			
INL	Refer to the <u>AI Absolute Accuracy</u> section			
Sample rate				
Maximum 250	0 kS/s			
Minimum No	minimum			
Timing accuracy	50 ppm of sample rate			
Timing resolution	50 ns			
Input coupling	DC			



Input range		±0.2 V, ±1 V, ±5 V, ±10 V			
Maximum working voltage for	analog inputs	Refer to the <u>Maximum Working Voltage</u> section			
CMRR (DC to 60 Hz)		95 dB (with respect to AI GND)			
Input impedance					
Device on					
AI+ to AI GND	>10 GΩ in para	llel with 100 pF			
AI- to AI GND	>10 GΩ in para	llel with 100 pF			
Device off					
AI+ to AI GND		820 Ω			
AI- to AI GND		820 Ω			
Input bias current		±100 pA			
Crosstalk (at 100 kHz)		I			
Adjacent channels		-75 dB			
Non-adjacent channels		-90 dB			
Small signal bandwidth (-3 dB)	1	700 kHz			
Input FIFO size		4,095 samples			
Scan list memory		4,095 entries			

Data transfers		DMA (scatter-gather), interrupts, programmed I/O
Overvoltage protecti	ion (Al <07> with resp	ect to AI GND)
Device on	±25 V for	up to two Al pins
Device off	±15 V for	up to two Al pins
Input current during o	vervoltage condition	±20 mA maximum/Al pin

Settling Time for Multichannel Measurements

Accuracy, full-scale step, all ranges ±90 ppm of step (±6 LSB)	4 μs convert interval
±30 ppm of step (±2 LSB)	5 μs convert interval
±15 ppm of step (±1 LSB)	7 μs convert interval

Typical Performance Graphs

Figure 1. Settling Error versus Time for Different Source Impedances






Figure 2. AI Small Signal Bandwidth




Figure 3. AI CMRR to Earth Ground





Figure 4. AI CMRR to AI GND



Al Absolute Accuracy



Note Accuracies listed are valid for up to one year from the device external calibration.

Table 2. AI Absolute Accuracy

Nominal	Nominal	Residual	Residual	Offset	Random	Absolute	Sensitivity
Range	Range	Gain Error	Offset	Tempco	Noise, σ	Accuracy	(μV)
Positive	Negative	(ppm of	Error (ppm	(ppm of	(μVrms)	at Full	
Full Scale	Full Scale	Reading)	of Range)	Range/°C)		Scale (μV)	
10	-10	75	20	57	244	3,100	97.6
5	-5	85	20	60	122	1,620	48.8
1	-1	95	25	79	30	360	12.0
0.2	-0.2	135	80	175	13	112	5.2



Note Sensitivity is the smallest voltage change that can be detected. It is a function of noise.

Gain tempco	25 ppm/°C
Reference tempco	5 ppm/°C
INL error	76 ppm of range

AI Absolute Accuracy Equation

AbsoluteAccuracy = Reading \cdot (GainError) + Range \cdot (OffsetError) + NoiseUncertainty

- GainError = ResidualAlGainError + GainTempco · (TempChangeFromLastInternalCal) + ReferenceTempco · (TempChangeFromLastExternalCal)
- OffsetError = ResidualAIOffsetError + OffsetTempco · (TempChangeFromLastInternalCal) + INLError



NoiseUncertainty =

$$\frac{\text{Random Noise} \quad 3}{\sqrt{100}}$$

for a coverage factor of 3 σ and averaging 100 points.

AI Absolute Accuracy Example

Absolute accuracy at full scale on the analog input channels is determined using the following assumptions:

- TempChangeFromLastExternalCal = 10 °C
- TempChangeFromLastInternalCal = 1 °C
- number_of_readings = 100
- CoverageFactor = 3 σ

For example, on the 10 V range, the absolute accuracy at full scale is as follows:

- GainError = 75 ppm + 25 ppm · 1 + 5 ppm · 10 = 150 ppm
- OffsetError = 20 ppm + 57 ppm · 1 + 76 ppm = 153 ppm
- NoiseUncertainty =

$$\frac{244 \mu V 3}{\sqrt{100}}$$

= 73 μ V

 AbsoluteAccuracy = 10 V · (GainError) + 10 V · (OffsetError) + NoiseUncertainty = 3,100 μV

Analog Output

Number of channels	2
Channel type	Voltage output
Ground reference	AO GND
DAC resolution	16 bits



DNL	±1 LSB
Monotonicity	16 bit guaranteed
Maximum update rate	
1 channel	500 kS/s
2 channels	450 kS/s per channel
Timing accuracy	50 ppm of sample rate
Timing resolution	50 ns
Output range	±10 V
Output coupling	DC
Output impedance	0.4 Ω
Output current drive	±5 mA
Overdrive protection	±25 V
Overdrive current	10 mA
Power-on state	±20 mV
Power-on glitch	0.25 V peak for 1 ms
Power-off glitch	±100 mV peak for 350 ms
Output FIFO size	8,191 samples shared among channels used

Data transfers	DMA (scatter-gather), interrupts, programmed I/O
AO waveform modes	Non-periodic waveform, periodic waveform regeneration mode from onboard FIFO, periodic waveform regeneration from host buffer including dynamic update
Settling time, full-scale step, 15 ppm (1 LSB)	6 μs
Slew rate	15 V/μs
Glitch energy	
Magnitude	100 mV
Duration	3 μs

AO Absolute Accuracy

Absolute accuracy at full-scale numbers is valid immediately following internal calibration and assumes the device is operating within 10 $^{\circ}$ C of the last external calibration.



Note Accuracies listed are valid for up to one year from the device external calibration.

Table 2. AO Absolute Accuracy

Nominal	Nominal	Residual	Gain	Residual	Offset	Absolute
Range	Range	Gain Error	Tempco	Offset Error	Tempco (ppm	Accuracy at
Positive Full	Negative	(ppm of	(ppm/°C)	(ppm of	of Range/°C)	Full Scale
Scale	Full Scale	Reading)		Range)		(μV)
10	-10	90	10	40	5	3,230

Reference tempco	5 ppm/°C



INL error	128 ppm of range

AO Absolute Accuracy Equation

AbsoluteAccuracy = OutputValue · (GainError) + Range · (OffsetError)

- GainError = ResidualGainError + GainTempco · (TempChangeFromLastInternalCal) + ReferenceTempco · (TempChangeFromLastExternalCal)
- OffsetError = ResidualOffsetError + AOOffsetTempco · (TempChangeFromLastInternalCal) + INLError

Digital I/O/PFI

Static Characteristics

Number of channels	10 total
Number of input channels	6 (PFI <05>/P0.<05>)
Number of output channels	4 (PFI <69>/P1.<03>)
Direction control	Fixed, lines are unidirectional

PFI/Port 0/Port 1 Functionality

PFI <05>/P0.<05>	Static digital input, timing input
PFI <69>/P1.<03>	Static digital output, timing output
Timing output sources	Many AI, AO, counter timing signals



Debounce filter settings	125 ns, 6.425 μs, 2.56 ms, disable; high and low transitions; selectable
	per input

Digital Input (Port 0)

Number of channels	6
Ground reference	P0.GND
Input voltage range	0 V to 30 V
Minimum pulse width for timing signal	0.5 μs
Logic "0" level	0 V to 4 V
Logic "1" level	10 V to 30 V
Minimum input impedance	3.3 kΩ
Typical input current	7 mA at 24 V input, 2.5 mA at 8 V input
Maximum input current	9 mA
Propagation delay	
Low to high 150	ns, typical
High to low 100 ns, typical	

Digital Output (Port 1)


Number of channels	4	



Ground reference	P1.GND
Device output type	DO source

The following figure shows PO.<0..5> and PI.<0..3> on the NI 6232 device.

Figure 1. NI 6232 Digital I/O Connections



Maximum external supply voltage (P1.VCC)	30 V
On state saturation voltage	1.6 V maximum at 350 mA
Off state leakage	50 μΑ
Maximum current	100 mA for each line for simultaneous usage, 350 mA for single line usage
Minimum pulse width for timing signal (source output)	5 μs

Propagation delay (source output)

Open to close $0.45 \,\mu s$

Close to open $$2.15\,\mu s$$

General-Purpose Counters/Timers

Number of counter/timers	2
Resolution	32 bits
Counter measurements	Edge counting, pulse, semi-period, period, two-edge separation
Position measurements	X1, X2, X4 quadrature encoding with Channel Z reloading; two- pulse encoding
Output applications	Pulse, pulse train with dynamic updates, frequency division, equivalent time sampling
Internal base clocks	80 MHz, 20 MHz, 0.1 MHz
External base clock frequency	0 MHz to 20 MHz
Base clock accuracy	50 ppm
Inputs	Gate, Source, HW_Arm, Aux, A, B, Z, Up_Down
Routing options for inputs	Any input PFI, RTSI, PXI_TRIG, PXI_STAR, many internal signals
FIFO	2 samples



Data transfers	Dedicated scatter-gather DMA controller for each counter/timer;
	interrupts; programmed I/O

Frequency Generator

Number of channels	1
Base clocks	10 MHz, 100 kHz
Divisors	1 to 16
Base clock accuracy	50 ppm

Output can be available on any output PFI or RTSI terminal.

Phase-Locked Loop (PLL)

Number of PLLs	1
Reference signal	PXI_STAR, PXI_CLK10, RTSI <07>
Output of PLL	80 MHz Timebase; other signals derived from 80 MHz Timebase including 20 MHz and 100 kHz Timebases

External Digital Triggers

Source	Any PFI, RTSI, PXI_TRIG, PXI_STAR
Polarity	Software-selectable for most signals



Analog input function	Start Trigger, Reference Trigger, Pause Trigger, Sample Clock, Convert Clock, Sample Clock Timebase
Analog output function	Start Trigger, Pause Trigger, Sample Clock, Sample Clock Timebase
Counter/timer function	Gate, Source, HW_Arm, Aux, A, B, Z, Up_Down

Device-to-Device Trigger Bus

PCI	RTSI <07>[1]
PXI	PXI_TRIG <07>, PXI_STAR
Output selections	10 MHz Reference Clock, frequency generator output, many internal signals
Debounce filter settings	125 ns, 6.425 μs, 2.56 ms, disable; high and low transitions; selectable per input

Bus Interface

PCI/PXI	3.3 V or 5 V signal environment

The PXI device can be installed in PXI slots or PXI Express hybrid slots.

DMA channels	4, analog input, analog output, counter/timer 0, counter/timer 1

Power Requirements

Current draw from bus during no-load condition		
+5 V	0.7 A	



+12 V	20 mA	
Current draw from bus	during AI and AO overvoltage condition	
+5 V	0.95 A	
+12 V	20 mA	

Physical Characteristics

Dimensions PCI printed circuit board		9.7 cm × 15.5 cm(3.8 in. × 6.1 in.)	
PXI printed circuit board		Standard 3U PXI	
Weight			
PCI	103 g (3.6 oz)		
PXI	142 g (5.0 oz)		
I/O connector		37-pin D-SUB	

Calibration

Recommended warm-up time	15 minutes
Calibration interval	1 year



Maximum Working Voltage

Connect only voltages that are below these limits.

Channel-to-earth ground ^[2]			
Continuous	≤30 Vrms/60 VDC Measurement Category I		
Withstand	Withstand ≤840 Vrms/1,200 VDC, verified by a 5 s dielectric withstand test		
Channel-to-bi	ıs ^[3]		
Continuous	≤30 Vrms/60 VDC Measurement Category I		
Withstand	≤1,400 Vrms/1,950 VDC, verified by a 5 s dielectric	withstand test	
Analog channe V _a - V _b)	Analog channel-to-AI GND or AO GND (in the following figure, SI V, Measurement Category V _a - V _b)		
Digital channel V _c - V _d or V _e -	-to-P1.GND or P0.GND (in the following figure, $V_{ m f}$)	≤30 V, Measurement Category I	

Measurement Category I is for measurements performed on circuits not directly connected to the electrical distribution system referred to as MAINS voltage. MAINS is a hazardous live electrical supply system that powers equipment. This category is for measurements of voltages from specially protected secondary circuits. Such voltage measurements include signal levels, special equipment, limited-energy parts of equipment, circuits powered by regulated low-voltage sources, and electronics.




Caution This device is rated for Measurement Category I and the voltage across the isolation barrier is limited to no greater than 30 Vrms/60 VDC/42.4 V_{pk} continuous. These test and measurement circuits are not



intended for direct connection to the MAINS building installations of Measurement Categories CAT II, CAT III, or CAT IV.

The following figure illustrates the safety voltages specifications.

Figure 6. NI 6232 Safety Voltages



Environmental

Operating temperature	0 °C to 55 °C
Operating humidity	10% RH to 90% RH, noncondensing
Storage temperature	-40 °C to 70 °C
Storage humidity	5% RH to 95% RH, noncondensing



Maximum altitude	2,000 m
Pollution Degree	2

Indoor use only.

Shock and Vibration (PXI Only)

Operational shock	30 g peak, half-sine, 11 ms pulse (Tested in accordance with IEC 60068-2-27. Test profile developed in accordance with MIL-PRF-28800F.)
Random vibration Operating 5 Hz to 500 Hz, 0.3 g _{rms}	
Nonoperating 5 Hz to	500 Hz, 2.4 g _{rms} (Tested in accordance with IEC 60068-2-64. Nonoperating ofile exceeds the requirements of MIL-PRF-28800F, Class 3.)

Safety Compliance Standards

This product is designed to meet the requirements of the following electrical equipment safety standards for measurement, control, and laboratory use:

- IEC 61010-1, EN 61010-1
- UL 61010-1, CSA C22.2 No. 61010-1



Note For safety certifications, refer to the product label or the <u>Product</u> <u>Certifications and Declarations</u> section.

Electromagnetic Compatibility



CE Compliance €

2011/65/EU; Restriction of Hazardous Substances (RoHS)

Product Certifications and Declarations

Refer to the product Declaration of Conformity (DoC) for additional regulatory compliance information. To obtain product certifications and the DoC for NI products, visit <u>ni.com/product-certifications</u>, search by model number, and click the appropriate link.

Environmental Management

NI is committed to designing and manufacturing products in an environmentally responsible manner. NI recognizes that eliminating certain hazardous substances from our products is beneficial to the environment and to NI customers.

For additional environmental information, refer to the **Engineering a Healthy Planet** web page at <u>ni.com/environment</u>. This page contains the environmental regulations and directives with which NI complies, as well as other environmental information not included in this document.

EU and UK Customers

• Waste Electrical and Electronic Equipment (WEEE)—At the end of the product life cycle, all NI products must be disposed of according to local laws and regulations. For more information about how to recycle NI products in your region, visit ni.com/environment/weee.

电子信息产品污染控制管理办法(中国 RoHS)

• ❷ ● 中国 RoHS— NI 符合中国电子信息产品中限制使用某些有害物质指令 (RoHS)。关于 NI 中国 RoHS 合规性信息,请登录 ni.com/environment/



rohs_china。 (For information about China RoHS compliance, go to ni.com/environment/rohs_china.)

Device Pinout

Figure 7. NI PCI/PXI-6232

NC = No Connect

 1 _ In other sections of this document, RTSI refers to RTSI <0..7> for the PCI devices or PXI_TRIG <0..7> for PXI devices.

 $\frac{2}{2}$ In the figure, $|V_a - V_h|$, $|V_c - V_h|$, and $|V_e - V_h|$.

 $\frac{3}{2}$ In the figure, $|V_a - V_g|$, $|V_c - V_g|$, and $|V_e - V_g|$.